

## **OBTAINING STATE EQUATIONS FOR NONDEGENERATE LECS USING NA-VCSS**

# G. E. CHATZARAKIS<sup>1</sup>, P. B. MALATESTAS<sup>2</sup>, P. E. SINIOROS<sup>2</sup>

<sup>1)</sup> Department of Electrical Engineering, School of Pedagogical and Technological Education (ASPETE), Athens, Greece,

geaxatz@otenet.gr, gea.xatz@aspete.gr

<sup>2)</sup> Department of Electrical Technology, Technological Educational Institute of Piraeus (TEI), Greece

Abstract. This paper presents a systematic method for obtaining the state equations for Nondegenerate Linear Electric Circuits (NDLECs), based on Nodal Analysis with Virtual Current Sources (NA-VCSs). Obtaining the state equations using NA-VCS is extremely systematic and straightforward since most of the work is done by inspection and the required matrix manipulations are easily implemented. To apply the proposed method, all circuit energy-storage elements are replaced by ideal independent sources, while the nonconvertible voltage sources are replaced by virtual current sources. As a result, all NDLECs (planar or nonplanar) are treated in a similar way, regardless of the circuit complexity. Since the proposed method is well algorithmized, it can be used in most modern simulators of analog networks.

**Keywords:** inspection, nodal analysis, nondegene-rate linear electric circuit, state equations, virtual current source.

### I. Introduction

State equations describe in the time domain many types of systems such as linear and nonlinear systems, time invariable and time variable systems, etc.

If n state variables  $x_i(t)$ , i = 1,2,...,n are required to completely describe the dynamic behavior of a linear system having m inputs  $u_i(t)$ , i = 1,2,...,m, the state equations compose a linear system of n first order differential equations and are written in matrix form as [1]:

$$\frac{d\mathbf{x}}{dt} = \mathbf{A} \cdot \mathbf{x}(t) + \mathbf{B} \cdot \mathbf{u}(t)$$
(1)

where **A** is the system matrix of order  $n \times n$ , **B** the input matrix of order  $n \times m$ ,  $\mathbf{x}(t)$  the state vector of order  $n \times 1$ , and  $\mathbf{u}(t)$  the input vector of order  $m \times 1$ .

Linear electric circuits can also be described by using the state equations formulation. The necessary requirement for this description to be valid is that the circuit should be nondegenerate [2]-[4]. That is, it must not include loops consisting only of capacitances and possibly ideal voltage sources; neither must it contain nodes consisting only of inductances and possibly ideal current sources. Therefore, in a Nondegenerate Linear Electric Circuit (NDLEC), the state variables are always the capacitor voltages (charges) and/or the inductor currents (magnetic fluxes). Thus, the number of the state variables, and, consequently, the number of the differential equations is equal to the total number of inductors and capacitors existing in the circuit.

The advantages of using state equations representation for a circuit are well known [5]-[8] and many relevant methods have been developed based on different approaches [3] - [7], [9] - [15].

This paper presents a systematic method for obtaining state equations using Nodal Analysis with Virtual Current Sources (NA-VCS) that replace the nonconvertible voltage sources, independent or dependent [16]. As a result any planar or non-planar NDLEC can be treated in a similar way, regardless of the circuit complexity. This method eliminates the work needed to obtain the state equations, since most of the required matrices are found by inspection and only towards the last steps matrix manipulations are needed. However, this is easily done because of the existence of calculators capable of handling and inverting

large matrices and the availability of inexpensive math programs for personal computers.

### **II. Method Description**

The building elements of a NDLEC are given in Table 1.

To find the state equations by NA-VCS all inductances are replaced by Independent Current Sources (ICS) being state variables  $x_1, ..., x_{n_1}$ , and all capacitances by Independent Voltage Sources (IVS) being state variables  $x_{n_1+1}, ..., x_n$ .

Table 1.	Building	elements	of a	NDLEC

SOURCES					
Kind	No.	Notation			
ICS	r <sub>1</sub>	$(ics)_1,, (ics)_{r_1}$			
DCS	$\mathbf{s}_1$	$(dcs)_1,, (dcs)_{s_1}$			
NCIVS	r <sub>2</sub>	$(\text{ncivs})_1,, (\text{ncivs})_{r_2}$			
NCDVS	s <sub>2</sub>	$(ncdvs)_1,, (ncdvs)_{s_2}$			
ENERGY – STORAGE ELEMENTS					
Inductances	$n_1$	$L_1,, L_{n_1}$			
Capacitances	n <sub>2</sub>	C <sub>1</sub> ,,C <sub>n<sub>2</sub></sub>			
OTHER ELEMENTS					
Resistances					
OTHER DETAILS					
• $\mathbf{r} = \mathbf{r}_1 + \mathbf{r}_2$ : Total number of indepen-					
dent sources ( <b>inputs</b> )					
• $s = s_1 + s_2$ : Total number of dependent					
sources					
• $m = r + s$ : Total number of sources					

 $n = n_1 + n_2$ : Total number of state variables

• k: Number of nodes (besides the reference node)

Next, in order to apply Nodal Analysis, where the necessary condition is that all sources must be current sources, the concept of the *Virtual Current Source* (VCS) is introduced. That is, in the place of either Nonconvertible Independent Voltage Sources (NCIVS) or Nonconvertible Dependent Voltage Sources (NCDVS), VCSs are considered with current values equal to the currents through these voltage sources.

The NCIVSs, the NCDVSs and the voltage sources replacing the capacitances, are then replaced by the VCSs with the notations  $(ncivs)_i^*$ ,  $i = 1, ..., r_2$ ,  $(ncdvs)_i^*$ ,  $i = 1, ..., s_2$  and  $x_i^*$ ,  $i = n_1 + 1, ..., n$ , respectively.

Next, by inspection, nodal analysis gives:

$$\mathbf{G}_{k\times k} \cdot \mathbf{v}_{k\times l} = \mathbf{i}_{k\times l} = \mathbf{W}_{k\times (n+m)} \cdot \mathbf{S}_{(n+m)\times l}^{(1)}$$
(2)

where  $\mathbf{G}_{k\times k}$  is the conductance matrix and  $\mathbf{v}_{k\times l}$ the node voltage vector. Matrix  $\mathbf{W}_{k\times (n+m)}$  and vector  $\mathbf{S}_{(n+m)\times l}^{(1)}$  are given in Appendix A.

However, all the voltage sources replaced by VCSs can be expressed as a linear combination of the node voltages through the matrix equation

 $\mathbf{F}_{(n_2+r_2+s_2)\times k} \cdot \mathbf{v}_{k\times l} = \mathbf{Z}_{(n_2+r_2+s_2)\times (n+m)} \cdot \mathbf{S}_{(n+m)\times l}^{(2)} \quad (3)$ where each row of the **F** matrix describes one of the voltage sources as a function of the node voltages. Therefore, the **F** matrix elements are -1, 1 or 0. Matrix  $\mathbf{Z}_{(n_2+r_2+s_2)\times (n+m)}$  and vector  $\mathbf{S}_{(n+m)\times l}^{(2)}$  are given in Appendix A.

Combining equations (2) and (3), a new matrix equation comes up, where the first  $n_2 + r_2 + s_2$ equations are the equations given by (3) and the rest  $k - (n_2 + r_2 + s_2)$  equations are obtained from (2). These equations are obtained following one of the next two cases:

- case a) unchanged, if all the VCS coefficients in matrix **W** are zero, or
- case b) after appropriate additions or subtractions of the equations of (2) aiming to the elimination of all the VCSs, if the conditions of case a) are not valid.

Thus, an equivalent set of equations of the following form is obtained

$$\mathbf{D}_{k\times k} \cdot \mathbf{v}_{k\times l} = \mathbf{T}_{k\times (n+m)} \cdot \mathbf{S}_{(n+m)\times l}^{(2)}$$
(4)

where  $\mathbf{D}_{k \times k}$  and  $\mathbf{T}_{k \times (n+m)}$  are matrices given in Appendix A.

However, since the dependent sources are expressed as functions of the node voltages, one may write

$$\mathbf{S}_{s\times 1}^{(3)} = \mathbf{X}_{s\times k} \cdot \mathbf{v}_{k\times 1} \tag{5}$$

where  $\mathbf{X}_{s \times k}$  is a matrix whose elements describe the values of the dependent sources as functions of the node voltages. Vector  $\mathbf{S}_{sxl}^{(3)}$  is given in Appendix A

Based on (5), the matrix equation (4) is rearranged as follows:

$$\mathbf{DD}_{k\times k} \cdot \mathbf{v}_{k\times l} = \mathbf{TT}_{k\times (n+r)} \cdot \mathbf{S}_{(n+r)\times l}^{(4)}$$
(6)

Vector  $\mathbf{S}_{(n+r)\times l}^{(4)}$  and matrices  $\mathbf{DD}_{k\times k}$ and  $\mathbf{TT}_{k\times(n+r)}$  are given in Appendix A.

The voltages across the inductances (passive sign convention) are expressed as linear combinations of the node voltages of the circuit by inspection. Thus,

$$\underset{i=1,\dots,n_{1}}{\overset{\text{L}}{\text{dt}}} \cdot \frac{d}{dt} \left( \mathbf{x}_{n_{1} \times 1}^{(1)} \right) = \mathbf{P}_{n_{1} \times k}^{(1)} \cdot \mathbf{v}_{k \times 1}$$
(7)

where each row of the  $\mathbf{P}^{(1)}$  matrix describes the voltages across the relevant inductance as a function of the node voltages of the whole circuit. Therefore, the  $\mathbf{P}^{(1)}$  matrix elements are -1, 1 or 0, and  $\mathbf{x}^{(1)} = \begin{bmatrix} x_1 & \dots & x_{n_1} \end{bmatrix}^T$  is that part of the state vector concerning the inductances. Based on (6), (7) is written as

$$\begin{split} & \underset{i=1,\dots,n_{1}}{\overset{L}{\underset{i=1,\dots,n_{1}}{\text{ dt}}}} \cdot \frac{d}{dt} \begin{pmatrix} \mathbf{x}_{n_{1}\times l}^{(1)} \end{pmatrix} = \mathbf{P}_{n_{1}\times k}^{(1)} \cdot \mathbf{D} \mathbf{D}_{k\times k}^{-1} \cdot \mathbf{T} \mathbf{T}_{k\times (n+r)} \cdot \mathbf{S}_{(n+r)\times l}^{(4)} = \\ & = \mathbf{Q}_{n_{1}\times (n+r)}^{(1)} \cdot \mathbf{S}_{(n+r)\times l}^{(4)} = \\ & = \begin{bmatrix} \underbrace{\mathbf{M}_{11}^{(1)} \cdot \mathbf{matrix}}_{i_{11}} & \vdots & \vdots & \vdots \\ q_{n_{1}1} & \cdots & q_{n_{1}n} & \vdots & \vdots & \vdots \\ q_{n_{1}1} & \cdots & q_{n_{1}n} & q_{n_{1}(n+1)} & \cdots & q_{n_{1}(n+r)} \\ & = \mathbf{M}_{n_{1}\times n}^{(1)} \cdot \mathbf{x}_{n\times l} + \mathbf{N}_{n_{1}\times r}^{(1)} \cdot \mathbf{u}_{r\times l} \end{split}$$
(8)

Thus,

$$\frac{\mathrm{d}}{\mathrm{dt}} \left( \mathbf{x}_{n_{1} \times l}^{(1)} \right) = \frac{1}{L_{i}} \cdot \mathbf{M}_{n_{1} \times n}^{(1)} \cdot \mathbf{x}_{n \times l} + \frac{1}{L_{i}} \cdot \mathbf{N}_{n_{1} \times r}^{(1)} \cdot \mathbf{u}_{r \times l} = \mathbf{A}_{n_{1} \times n}^{(1)} \cdot \mathbf{x}_{n \times l} + \mathbf{B}_{n_{1} \times r}^{(1)} \cdot \mathbf{u}_{r \times l} \quad (9)$$

where

$$\mathbf{u} = \begin{bmatrix} (\mathrm{ics})_1 & \cdots & (\mathrm{ics})_{r_1} & | & (\mathrm{ncivs})_1 & \cdots & (\mathrm{ncivs})_{r_2} \end{bmatrix}^T (10)$$
$$\mathbf{x} = \begin{bmatrix} x_1 & \cdots & x_{n_1} & | & x_{n_1+1} & \cdots & x_n \end{bmatrix}^T (11)$$

are the input and the state vector, respectively. Finally, with the node voltages already known as functions of the state variables and the inputs, the currents through the capacitances (passive sign convention), which are  $-x_i^*$ ,  $i = n_1 + 1, ..., n_i$ 

are calculated from the proper set of equations contained in (2). These equations are obtained following one of the next two cases:

- case i) unchanged, if the coefficients  $w_{i(n+r_1+s_1+j)}$ ,  $j = 1,...r_2$  and  $w_{i(n+r_1+s_1+r_2+j)}$ ,  $j = 1,...s_2$ for i = const. are all zero and only one of the coefficients  $w_{i(n_1+j)}$ ,  $j = 1,...,n_2$  for the same i is different from zero
- case ii) after appropriate additions or subtractions of the equations of (2) aiming to the elimination of all the VCSs except one of the  $x_i^*$ ,  $i = n_1 + 1, ..., n$  if the conditions of case i) are not valid.

This procedure leads to a matrix equation similar to (9), that is:

$$\frac{\mathrm{d}}{\mathrm{dt}} \left( \mathbf{x}_{n_{2} \times l}^{(2)} \right) = \frac{1}{\underset{i=(n_{1}+1),\dots,n}{C_{i}}} \cdot \mathbf{M}_{n_{2} \times n}^{(2)} \cdot \mathbf{x}_{n \times l} + \frac{1}{\underset{i=(n_{1}+1),\dots,n}{C_{i}}} \cdot \mathbf{N}_{n_{2} \times r}^{(2)} \cdot \mathbf{u}_{r \times l} = \mathbf{A}_{n_{2} \times n}^{(2)} \cdot \mathbf{x}_{n \times l} + \mathbf{B}_{n_{2} \times r}^{(2)} \cdot \mathbf{u}_{r \times l} \quad (12)$$

where  $\mathbf{x}^{(2)} = \begin{bmatrix} x_{n_1+1} & x_{n_1+2} & \cdots & x_n \end{bmatrix}^T$  is that part of the state vector concerning the capacitances. Finally, the state equations of the NDLEC result by putting together (9) and (12), that is

$$\frac{\mathrm{d}}{\mathrm{dt}}(\mathbf{x}_{\mathrm{n\times l}}) = \mathbf{A}_{\mathrm{n\times n}} \cdot \mathbf{x}_{\mathrm{n\times l}} + \mathbf{B}_{\mathrm{n\times r}} \cdot \mathbf{u}_{\mathrm{r\times l}} \qquad (13)$$

where

\_\_\_\_

$$\mathbf{x}_{n\times 1} = \begin{bmatrix} \mathbf{x}_{n_i \times 1}^{(1)} \\ \overline{\mathbf{x}_{n_2 \times 1}^{(2)}} \end{bmatrix} \quad \mathbf{A}_{n\times n} = \begin{bmatrix} \mathbf{A}_{n_i \times n}^{(1)} \\ \overline{\mathbf{A}_{n_2 \times n}^{(2)}} \end{bmatrix} \quad \mathbf{B}_{n\times r} = \begin{bmatrix} \mathbf{B}_{n_1 \times r}^{(1)} \\ \overline{\mathbf{B}_{n_2 \times r}^{(2)}} \end{bmatrix}$$

#### Example $\geq$

As an example, we proceed to determine the state equations for the NDLEC shown in Fig. 1.



Fig. 1. NDLEC for the example

Applying NA-VCS, we replace the inductances  $L_1, L_2, L_3$  and the capacitance  $C_4$  by independent sources  $i_1, i_2, i_3$  and  $v_4$ , respectively. Then, we replace the nonconvertible voltage sources  $v_{s_3}, v_{s_4}, 3v_{\phi}$  by virtual current sources  $i_1^*, i_2^*, i_3^*$ . The source that replaced the capacitance is further replaced by a virtual current source  $i_4^*$ . Next, defining the reference node and labelling the rest nodes a, b, c, d, e, f, the equivalent circuit takes the form shown in Fig. 2.



Fig.2. Equivalent circuit for the NDLEC of Fig. 1

Since

 $n_1 = 3$ ,  $n_2 = 1$ ,  $r_1 = 2$ ,  $r_2 = 2$ ,  $s_1 = 2$ ,  $s_2 = 1$ , k = 6and

$$\begin{split} \mathbf{S}^{(1)} &= \begin{bmatrix} i_1 & i_2 & i_3 \\ i_4 & i_{s_1} & i_{s_2} \end{bmatrix} 2i_{\Delta} 5i_{\phi} \begin{bmatrix} i_1^* & i_2^* \\ i_1^* & i_2^* \end{bmatrix}^T \\ \mathbf{S}^{(2)} &= \begin{bmatrix} i_1 & i_2 & i_3 \\ i_2 & i_3 \end{bmatrix} \mathbf{v}_4 \begin{bmatrix} i_{s_1} & i_{s_2} \\ i_{s_1} & i_{s_2} \end{bmatrix} 2i_{\Delta} 5i_{\phi} \begin{bmatrix} v_{s_3} & v_{s_4} \\ i_{s_1} \end{bmatrix}^T \\ \mathbf{S}^{(4)} &= \begin{bmatrix} i_1 & i_2 & i_3 \end{bmatrix} \mathbf{v}_4 \begin{bmatrix} i_{s_1} & i_{s_2} \\ i_{s_1} \end{bmatrix} \mathbf{v}_{s_2} \begin{bmatrix} v_{s_3} & v_{s_4} \end{bmatrix}^T \end{split}$$

the following matrices are determined by inspection

Next, the matrices **D** and **T** involved in (4) are obtained by inspection as follows:

- The first four rows of **D** and **T** are the rows of **F** and **Z** respectively, and
- The last two rows of **D** and **T** are the 2<sup>nd</sup> and 5<sup>th</sup> rows of **G** and **W** respectively, because the VCS coefficients in matrix **W** are zero (Sec. II, case a), as indicated by \*\* sign in matrix **W**.

Next, the matrices **X** and  $\mathbf{P}^{(1)}$  involved in (5) and (7) respectively, are obtained by inspection

 $\mathbf{X} = \begin{bmatrix} 0 & 0 & 0 & 2 & -2 & 0 \\ 0 & 5 & -5 & 0 & 0 & 0 \\ -3 & 0 & 0 & 0 & 3 & 0 \end{bmatrix}$  $\mathbf{P}^{(1)} = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & -1 & 1 & 0 & 0 \\ -1 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$ 

### Matrices **DD** and **TT** are obtained.

$$\mathbf{DD} = \begin{bmatrix} 0 & 0 & -1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 \\ -1 & 0 & 0 & 0 & 0 & 0 \\ 2 & 0 & 0 & 1 & -3 & 0 \\ -1 & 2 & -1 & -2 & 2 & 0 \\ -1 & 0 & 0 & -1 & 2 & 0 \end{bmatrix}$$
$$\mathbf{TT} = \begin{bmatrix} 0 & 0 & 0 & | 1 & | 0 & 0 & | 0 & 0 \\ 0 & 0 & 0 & | 0 & | 0 & 0 & | 1 & 0 \\ 0 & 0 & 0 & | 0 & | 0 & 0 & | 1 & 0 \\ 0 & 0 & 0 & | 0 & | 0 & 0 & | 0 & 1 \\ 0 & 0 & 0 & | 0 & | 0 & 0 & | 0 & 0 \\ 0 & 0 & 0 & | 0 & | 0 & 1 & | 0 & 0 \\ -1 & 0 & 0 & | 0 & | 1 & 0 & | 0 & 0 \end{bmatrix}$$

Next, by simple matrix manipulations (multiplication and inversion) the following matrices, associated with eq. (8), (9), come up

$Q^{(1)} =$		<u>M</u> <sup>(1)</sup> ) 0 (	$\overline{0} \begin{vmatrix} -1 \\ -1 \\ -3 \end{vmatrix}$	$N^{(1)} = 0$ 0 = 0 0 = 1	-1 -1	
$\mathbf{A}^{(1)} = \begin{bmatrix} 4 & 0\\ 7,5 & 0\\ 0 & 0 \end{bmatrix}$	0 0 0 2 0 -	$\begin{bmatrix} 0 \\ .5 \\ .2 \end{bmatrix}$	$\mathbf{B}^{(1)} = \begin{bmatrix} - \\ - \end{bmatrix}$	-4 0 -7,5 0 0 0	1 0 -2,5 2	-4 -2,5 2

Since the coefficients  $w_{3,9}$ ,  $w_{3,10}$ ,  $w_{3,11}$  are all zero and only the coefficient  $w_{3,4}$  is different from zero (Sec. II, case i), as indicated by \* sign in the W matrix of the example, the matrices  $A^{(2)}$ ,  $B^{(2)}$  involved in (12) are derived from the  $3^{rd}$  row of G and W:

 $A^{(2)} = [24 - 2 2 4]$   $B^{(2)} = [-24 4 - 4 - 4]$ Finally, applying (13), the state equations of the given NDLEC are:

	i <sub>1</sub>		4	0	0	0		i <sub>1</sub>	
d	i <sub>2</sub>		7,5	0	0	2,5		i <sub>2</sub>	
dt	i3	-	0	0	0	-2	[	i <sub>3</sub>	
	$v_4$		_24	-2	2	4		$v_4$	
+	Γ-	4	0	0	-	-4 ]	[	i <sub>s1</sub>	
	-	7,5	0	-2,5	_	2,5		i <sub>s2</sub>	
		0	0	2		2		V <sub>s3</sub>	
	L-	24	4	-4	-	-4		V <sub>s4</sub>	

### **III.** Conclusions

A systematic method for obtaining the state equations for NDLECs is presented. This method (NA-VCS) makes it possible to treat any NDLEC (planar or nonplanar) in a similar straightforward way, regardless of the circuit complexity. The NA-VCS minimizes significantly the work needed to obtain the state equations, since most of the matrices involved are found by inspection, based on the use of current Some virtual sources. matrix manipulations required are easily implemented using calculators that can treat large matrices and the availability of economically reasonable math programs for personal computers. Finally, the proposed method can be used in most modern simulators of analog networks, because it is well algorithmized.

### References

[1] Ogata, K. (1967) *State Space Analysis of Control Systems*, Prentice Hall.

[2] Chan, S. P. & Chan, S. Y. (1972) Analysis of Linear Networks and Systems, Addison-Wesley.
[3] Balabanian, N., Bickart, T. & Seshu, S. Electrical Network Theory, New York : Wiley.

[4] Skaar, D. L. (2001) Using the Superposition Method to Formulate the State Variable Matrix for Linear Networks, IEEE Trans. Educ., Vol. 44, pp. 311-314.

[5] Balabanian, N. & Bickart T. (1981), *Linear Network Theory*, (Matrix Publishers, Chesterland).

[6] Chua, L. O. & Lin, P. M. (1975) Computer – aided analysis of electronic circuits, Englewood Cliffs: Prentice – Hall.

[7] Choma, J. (1985) *Electrical networks: theory and analysis*, New York: John Wiley.

[8] Kuo, F. F. & Kaiser, J. F. System analysis by digital computer, New York : John Wiley.

[9] Sommariva, A.M. (2001) State – space equations of regular and strictly topologically degenerate linear lumped time–invariant networks: the multiport method, International Journal of Circuit Theory and Appl., **29:**435 – 453.

[10] Sommariva, A.M., (2001) State–space equations of regular and strictly topologically degenerate linear lumped time – invariant networks: the implicit tree-tableau method, Electronics, Circuits and Systems, ICECS 2001, the 8<sup>th</sup> IEEE International Conference on, Vol. 3, pp. 1139 – 1141. [11] Reiβig G. (1999) *Extension of the normal tree method*, International Journal of Circuit Theory and Applications, **27**(2): 241 - 265.

[12] Le Baron, J.-P. & Cadran, E. (1996) A new method, using the graph theoretical approach, for obtaining symbolic state equations of linear electronic circuits, Proc. 3<sup>rd</sup> IEEE Internat. Conf. on Electronics, Circuits and Systems, vol. 1, Oct., pp. 9-12.

[13] Atadan, S. (1991) *Minimum dimensional state – space formulation of linear systems*, Circuits, Devices and Systems, IEE Proceedings G, Vol. 138, Issue 5, Oct., pp. 590-594.

[14] Natarajan, S. (1991) A systematic method for obtaining state equations using MNA, Circuits, Devices and Systems, IEE Proceedings G, Vol. 138, Issue 3, Jun., pp. 341-346.

[15] Qian, L. Y. & Sun, S. Q. (1990) Formulation of generalized state equations and multiport equations: a novel approach, Circuits, Devices and Systems, IEE Proceedings G, Vol. 137, Issue 1, Feb., pp. 49-52.

[16] Chatzarakis, G. E. (2000), *Electric Circuits*, Vol. II, Thessaloniki: TziolasPublications.

### Appendix